























- [10] Seyed Danesh, Jed Hurwitz, Keith Findlater, David Renshaw, and Robert Henderson, "A Reconfigurable 1 GSps to 250 MSps, 7-bit to 9-bit Highly Time-Interleaved Counter ADC with Low Power Comparator Design", *Ieee Journal of Solid-State Circuits*, Vol. 48, No. 3, March 2013, Pp. 733-748
- [11] Harald Homulle, Stefan Visser, and Edoardo Charbon, "A Cryogenic 1 GSa/s, Soft-Core FPGA ADC for Quantum Computing Applications", *IEEE Transactions on Circuits and Systems-I: Regular Papers*, Vol. 63, No. 11, November 2016, Pp. 1854-1865