Real Time Implementation of Video Compression Based on DWT

Dr. Pramod Kumar Naik1, Vyasaraj T 2, Ramachandra Ballary 3

1 Shell India Pvt Ltd, Bangalore, Karnataka, India,
2 Assistant Professor, Dept of ECE, BNMIT, Bengaluru, VTU, Belagavi Karnataka India.
3 TCE department, BMS College of Engineering, Bengaluru, Karnataka India.

Abstract: In this paper highly efficient 3D Discrete Wavelet Transform architecture is designed and implemented on seven series FPGA. The throughput is analyzed and its performance matrices are compared with different video file format. Today top of the line high-end image and video consume huge amount of memory. The designed architecture of DWT based video compression is again executed in parallel processing mode and its execution time is tabulated demonstrates reduced the processing or execution time. This paper demonstrates the superiority of the designed architecture both in normal mode of execution and parallel processing mode of execution. We know that higher the throughput of the video processing design results in Low power consumption. The Internal Architecture of the design is explained in brief and is synthesized in Xilinx Vivado 17.4 and implemented on Zed board. Based on the experimental results of the design being implemented on FPGA, demonstrates the memory saving capabilities and superiority of this architecture. The resultant architecture has drastically reduced latency and has enhanced the speed of operation.

Keywords- Wavelet, VLSI, Parallel Processing

1. Introduction

The extensive use of various types of multimedia devices has made video compression architecture a major research area. The significance of DWT based video compression technique is that it is widely used in major application area like live video broadcasting, video conferencing, Medical resonance imaging, and video surveillance etc. During this process we greatly reduce the consumed memory for data storage and also save the overall bandwidth required for transmission. The need of video compression is that they require less memory size to store the recorded video for major application areas. With the advent of Multimedia technology, designers and researchers design new prominent architectures. The key features of these architectures should be less power consumption and good computing speed. The success of present day multimedia based video processing application heavily relies on under lying compression algorithms. Due to above constraints there is need for dedicated VLSI based video compression architectures. The primary aim of video compression is to minimize the immense amount of video data so that the video can be stored, transmitted and displayed efficiently. Video compression is widely used in real time, robotic operations and medical imaging. In this work we have chosen DWT based video compression architecture as its better its performance is better compared to that of DCT architecture. The computation speed of DWT is faster than other wavelet. At the same time easy to implement and consumes less computational time and resources for processing the video.
2. Proposed Architecture

The objective is to design and implement an efficient DWT processor for high end video and multimedia processing applications. Generally the digital video processing application approximately requires image resolution of 2K with data rate of 2.1 GigaBit/sec. But the processing of real time video at this work rate is beyond the scope of present date general purpose processors. At the same time the DSP processors and ASICS are very costly and are not economical. Hence an Field Programmable Gate Array (FPGA) based approach as shown in the figure 1.1 is followed. Since FPGA do not have huge amount of memory which they can allocate it for huge amount data present in video processing. The DWT processing unit is provided with a splitting unit which is helps in row processing and column processing of video. 3D lifting based discrete wavelet transform architecture uses memories for spatial and temporal processing. The memory requirement dominates the performance, efficiency and cost of implementation of the design. Inside the DWT processing unit we have the combination of spatial processing unit and temporal processing unit. Spatial processing unit require $N^2+8N$ memory and temporal processing unit require $3N^2$ memory. In DWT based video processing we perform operations on the frames of the input video. Thus we perform row and column wise processing as shown in the figure 1.1.

![Figure 1.1 Reconfigured DWT Processing Unit](image_url)

3. Real Time DWT Video Compression

As a first level of decomposition this scheme in its second stage uses 2-D Discrete Wavelet Transform. Spatial domain pixels are converted into frequency domain information represented in multiple sub-bands representing different time scale and frequency points using DWT. The original image divides into four number of decomposition levels LL, HL, LH, and HH as shown in figure 1.2. The four frequency regions in the image are represented by four portions. LL is the low frequency decomposition level sensitive to human eyes.
This DWT compression technique is applied on images or on videos. But during the video compression we perform frame by frame based video compression. As shown in the figure 1.2 we apply the low pass and high pass entirely on the frame of input video. The temporal DWT as shown in the figure 1.2 applied to the frames and is called as 3D-Discrete Wavelet Transform (DWT).

4. Hardware Implementation Results

This methodology focusses on the reduction of the amount of memory available for video storage while also improving the signal to noise ratio of images obtained using the DWT algorithm over existing algorithms. Results of the system are collected on pc and are shown in frame-wise compression and video-compression manner.

The Internal Architecture of Lifting based DWT compression based architecture is designed and implemented of ZedBoard as shown in the figure 1.3 shows us the IP based DWT design and derived architecture is modeled and simulated using Vivado.
Vivado 14.7 is used to synthesize the functionally verified netlist and is implemented on Zed Board. The RTL model is verified for area, power and speed. The power analysis parameters of synthesized and implemented design are listed in below Table 1.

**TABLE 1: Experimental results of Power Consumption**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Synthesized Design</th>
<th>Implemented Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total On-Chip Power</td>
<td>1.704W</td>
<td>2.072W</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>44.7 C</td>
<td>51.9 C</td>
</tr>
<tr>
<td>Thermal Margin</td>
<td>40.3 C (3.4W)</td>
<td>48.1 C (3.6W)</td>
</tr>
<tr>
<td>Power Supplied to off-chip devices</td>
<td>0 W</td>
<td>0 W</td>
</tr>
<tr>
<td>Dynamic On-Chip Power</td>
<td>1.541 W (49%)</td>
<td>1.782 W (86%)</td>
</tr>
<tr>
<td>Static On-Chip Power</td>
<td>0.150W (51%)</td>
<td>0.291 W (14%)</td>
</tr>
</tbody>
</table>

5. CONCLUSION
Multi resolution presentation of images is given by the discrete wavelet transform (DWT). This work highlights on the straightforward and fast Haar implementation of DWT and IDWT algorithms using system c coding on XILINX platform. The algebraic equations of DWT algorithm are accustomed reduce the complexity and boost the computational speed. Two dimensional DWT is performed on images of various pixel size. First, the preprocessing a part of the photographs extracted from captured video is performed by using MATLAB tool. System C language-Xilinx platform is used to write the code and implemented in FPGA and the video frames that are compressed are again decompressed and using the MATLAB tool they are converted into video. System parameter like pick signal to noise ratio is measured. From the adequate simulation results we will conclude that algorithm works properly. We finish off that for obtaining higher compression, higher decomposition is required. Implementation of system using VLSI i.e. FPGA approach provides the advantages in requiring low memory requirement and consumes low power.

6. REFERENCES
1062–1063.


