







## REFERENCES

- [1] M. C. Park, B. W. Lee, G. M. Kim and D. H. Kim, "Compact and fast multiplier using dual array tree structure," 1993 IEEE International Symposium on Circuits and Systems, 1993, pp. 1817-1820 vol.3, doi: 10.1109/ISCAS.1993.394099.
- [2] N. Subba, A. Salman, S. Mitra, D. E. Ioannou and C. Tretz, "Pseudo-nMOS revisited: impact of SOI on low power, high speed circuit design," 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125), 2000, pp. 26-27, doi: 10.1109/SOI.2000.892752.
- [3] Chip-Hong Chang, R. K. Satzoda and S. Sekar, "A novel multiplexer based truncated array multiplier," 2005 IEEE International Symposium on Circuits and Systems, 2005, pp. 85-88 Vol. 1, doi: 10.1109/ISCAS.2005.1464530.
- [4] K. N. Singh and H. Tarunkumar, "A review on various multipliers designs in VLSI," 2015 Annual IEEE India Conference (INDICON), 2015, pp. 1-4, doi: 10.1109/INDICON.2015.7443420.
- [5] T. Yamamoto, I. Taniguchi, H. Tomiyama, S. Yamashita and Y. Hara-Azumi, "A systematic methodology for design and analysis of approximate array multipliers," 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2016, pp. 352-354, doi: 10.1109/APCCAS.2016.7803973.
- [6] S. Srikanth, I. T. Banu, G. V. Priya and G. Usha, "Low power array multiplier using modified full adder," 2016 IEEE International Conference on Engineering and Technology (ICETECH), 2016, pp. 1041-1044, doi: 10.1109/ICETECH.2016.7569408.
- [7] P. Kishore, P. V. Sridevi and K. Babulu, "Low Power and High Speed Optimized 4-bit Array Multiplier Using MOD-GDI Technique," 2017 IEEE 7th International Advance Computing Conference (IACC), 2017, pp. 487-491, doi: 10.1109/IACC.2017.0106.