



























International Journal of Innovations in Engineering and Technology (IJET) ISSN: 2319 – 1058 Volume 7 Issue 1 June 2016.

[20] P.Lavanya, K.R.Poornima and R.Venkatesh, “Design of Synchronous cyclic code counter used by novel Reversible Gate”, 2016 IJARTET.

[21] K Ramprasad , R Sudheer Kumar and G Srikanth, “A Novel Approach for Design and Verification of 4-Bit Asynchronous Counter Using Reversible Logic Gates”, International Journal of Computational Engineering Research Vol, 03 Issue, 6.

[22] Md. Mizanur Rahman, Indrani Mandal and Md. Selim Al Mamun, “An Optimized Design of Counter Using Reversible Logic”, International Journal of Advanced Research in Computer and Communication Engineering Vol. 4, Issue 8, August 2015 ISSN (Online) 2278-1021 ISSN (Print) 2319 5940.

[23] Ashis Kumer Biswas, Lafa Jamal, M. A. Mottalib1, Ha z Md. Hasan Babu , “Design of a Reversible Parallel Loading Shift Register”, Dhaka Univ. J.Eng and Tech. vol 1(2) 1-5, 2011.

[24] D. Krishnaveni, M. Geetha Priya , “A Novel Design of Reversible Uni-versal Shift Register with Reduced Delay and Quantum Cost” Journal of Computing, Volume 4, Issue 2, February 2012, Issn2151-9617.

[25] Himanshu Thapliyal and M.B Srinivas, “A Beginning in the Reversible Logic Synthesis of Sequential Circuits” MAPLD 2005.

[26] Rashid Anwar, 2Jobbin Abraham Ben, “A Novel Design of Reversible Universal Shift Register”, IJCSMC, Vol. 3, Issue. 3, March 2014, pg.530 – 535, ISSN 2320-088X.

[27] D. Krishnaveni, M. Geetha Priya, “A Novel Design of Reversible Universal Shift Register with Reduced Delay and Quantum Cost”, Journal of Computing, Volume 4, Issue 2, February 2012, ISSN 2151-9617.

[28] Md. Selim Al Mamun, Indrani Mandal, Md. Hasanuzzaman, “Design of Universal Shift Register Using Reversible Logic”, International Journal of Engineering and Technology Volume 2 No. 9, September, 2012, ISSN: 2049-3444.

[29] Thapliyal, H. and Ranganathan, N., “Design of Reversible Sequential Circuits optimizing Quantum Cost, Delay, and Garbage Outputs”, 2010 ACM J. Emerg. Technol. Comput. Syst. 6, 4, Article 14, (December 2010), 31 pages.

[30] Noor Muhammed Nayeem, Md. Adnan Hossain, Lafifa Jamal, Hafiz Md. Hasan Babu, ‘Efficient Design of Shift Registers Using Reversible Logic’, 2009 International Conference on Signal Processing Systems, IEEE

[31] Shibinu A. R and Rajkumar .P, ‘A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression’, International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064

[32] Farah Sharmin, Md. Masbaul Alam Polash, Md. Shamsujjoha, Lafifa Jamal, Hafiz Md. Hasan Babu, ‘Design of a Compact Reversible Random Access Memory’, 978-1-61284-836-5/11/\$26.00 ©2011 IEEE

[33] S. Aathilakshmi, Mrs. R. Krishnaveni, ‘Design of an Efficient Sequential NANO-RAM Circuit using Reversible Gates’, IJSRD - International Journal for Scientific Research & Development| Vol. 2, Issue 12, 2015 | ISSN (online): 2321-0613

[34] Md. Selim Al Mamun, Syed Monowar Hossain, ‘Design of Reversible Random Access Memory’, International Journal of Computer Applications (0975 – 8887) Volume 56– No.15, October 2012

[35] Ghahreman Pourvali, ‘On Design of a Novel Nano Metric Parity Preserving Reversible Random Access Memory’, International Journal of Computer Applications (0975 – 8887) Volume 75– No.4, August 2013