

sensitive faults [11]. From this analysis, it's apparent that the MSCAN algorithm consumes fewer gates, resulting in lower power dissipation. However, it exhibits very poor fault coverage. Conversely, March C- boasts the highest fault coverage but entails increased power dissipation and area overhead. Balancing these factors necessitates sacrificing one parameter for better performance. Compared to traditional methods like MSCAN and Checkerboard, the MATS, MATS+, MarchX, MarchA, MarchY, and MarchB algorithms showcase superior efficiency and fault coverage [13]. Despite ongoing enhancements aimed at bolstering fault coverage in existing algorithms, there remains a critical need for a novel algorithm capable of efficiently detecting a wide array of fault types [14]. As semiconductor memory density escalates, research persistently pursues advanced pattern sequences and alternative strategies such as DFT and BIST to fortify testing capabilities. These efforts are aimed at meeting the evolving challenges posed by advancing semiconductor technologies. Emerging alternatives like MATP, GALPAT, Butterfly, and Signature Analysis using LFSR promise enhanced results, although the trade-off between parameters remains an inevitable consideration.

REFERENCES

- [1] T. Q. Bui, L. D. Pham, H. M. Nguyen, V. T. Nguyen, T. C. Le, and T. Hoang, "An effective architecture of memory built-in self-test for wide range of sram," in 2016 International Conference on Advanced Computing and Applications (ACOMP), 2016, pp. 121–124. doi: 10.1109/ACOMP.2016.026.
- [2] A. Z. Jidin, R. Hussin, L. Fook, and M. S. Mispan, "A review paper on memory fault models and test algorithms," Bulletin of Electrical Engineering and Informatics, vol. 10, pp. 3083–3093, Dec. 2021. doi: 10.11591/eei.v10i6.3048.
- [3] S. Al-Harbi and S. Gupta, "An efficient methodology for generating optimal and uniform march tests," in Proceedings 19th IEEE VLSI Test Symposium. VTS 2001, 2001, pp. 231–237. doi: 10.1109/VTS.2001.923444.
- [4] M. Parvathi, N. Vasantha, and K. Parasad, "Modified march c - algorithm for embedded memory testing," International Journal of Electrical and Computer Engineering, vol. 2, pp. 571–576, 2012.
- [5] S. Hamdioui, R. Wadsworth, J. Delos Reyes, and A. van de Goor, "Importance of dynamic faults for new sram technologies," in The Eighth IEEE European Test Workshop, 2003. Proceedings., 2003, pp. 29–34. doi: 10.1109/ETW.2003.1231665.
- [6] T. Koshy and C. S. Arun, "Diagnostic data detection of faults in ram using different march algorithms with bist scheme," in 2016 International Conference on Emerging Technological Trends (ICETT), 2016, pp. 1–6. doi: 10.1109/ICETT.2016.7873754.
- [7] W. T. Hale and G. M. Bollas, "Design of built-in tests for active fault detection and isolation of discrete faults," IEEE Access, vol. 6, pp. 50 959–50 973, 2018. doi: 10.1109/ACCESS.2018.2869269.
- [8] G. S. Lakshmi, K. Neelima, and D. Subhas, "A march ns algorithm for detecting all types of single bit errors in memories," Journal of emerging technologies and innovative research, 2019.
- [9] A. Singh, G. M. Kumar, and A. Aasti, "Controller architecture for memory bist algorithms," in 2020 IEEE International Students' Conference on Electrical, Electronics and Computer Science (SCEECS), 2020, pp. 1–5. doi: 10.1109/SCEECS48394.2020.43.
- [10] K.-L. Cheng, M.-F. Tsai, and C.-W. Wu, "Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories," IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, vol. 21, no. 11, pp. 1328–1336, 2002. doi: 10.1109/TCAD.2002.804101.
- [11] S. Wang, T. Aono, Y. Higami, et al., "Capture-pattern-control to address the fault detection degradation problem of multi-cycle test in logic bist," in 2018 IEEE 27th Asian Test Symposium (ATS), 2018, pp. 155–160. doi: 10.1109/ATS.2018.00038.
- [12] A. K. S. Pundir and O. P. Sharma, "Fault tolerant reconfigurable hardware design using bist on sram: A review," in 2017 International Conference on Intelligent Computing and Control (I2C2), 2017, pp. 1–16. doi: 10.1109/I2C2.2017.8321907.
- [13] S. Hamdioui, A. van de Goor, and M. Rodgers, "March ss: A test for all static simple ram faults," in Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002), 2002, pp. 95–100. doi: 10.1109/MTDT.2002.1029769.
- [14] R. Dekker, F. Beenker, and L. Thijssen, "A realistic fault model and test algorithms for static random access memories," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 6, pp. 567–572, 1990. doi: 10.1109/43.55188.
- [15] Nair, Thatte, and Abraham, "Efficient algorithms for testing semiconductor randomaccess memories," IEEE Transactions on Computers, vol. C-27, no. 6, pp. 572–576, 1978. doi: 10.1109/TC.1978.1675150.
- [16] M.-C. V. Marinescu, "Simple and efficient algorithms for functional ram testing," in International Test Conference, 1982.
- [17] I. Hwang, S. Kim, Y. Kim, and C. E. Seah, "A survey of fault detection, isolation, and reconfiguration methods," IEEE Transactions on Control Systems Technology, vol. 18, no. 3, pp. 636–653, 2010. doi: 10.1109/TCST.2009.2026285.
- [18] J. Rosero, J. Ortega, E. Aldabas, and L. Romeral, "Moving towards a more electric aircraft," IEEE Aerospace and Electronic Systems Magazine, vol. 22, no. 3, pp. 3–9, 2007. doi: 10.1109/MAES.2007.340500.
- [19] L. Warrington, J. Jones, and N. Davis, "Modelling of maintenance, within discrete event simulation," in Annual Reliability and Maintainability Symposium. 2002 Proceedings (Cat. No.02CH37318), 2002, pp. 260–265. doi: 10.1109/RAMS.2002.981652.
- [20] Lakha, Balwinder & Khosla, Arun & Narang, Sukhleen. (2012). Area Overhead and Power Analysis of March Algorithms for Memory BIST. Procedia Engineering. 30. 930-936. 10.1016/j.proeng.2012.01.94